ISBN: 978-93-80747-97-0

ISSN: 0975-8887

Foundation of Computer Science International Journal of Computer Applications November 2010

Vol 10 - Number 6 www.ijcaonline.org

Table of Contents

Sr. No	Topic	
1.	Scope of the Journal	
2.	The Model	
3.	The Advisory and Editorial Board	
4.	Papers	

First Published in the United States of America. Copyright © 2012 Foundation of Computer Science Inc. Originated and printed by Foundation of Computer Science Press, New York, USA

Scope of the Journal

International Journal of Computer Applications (IJCA) creates a place for publication of papers which covers the frontier issues in Computer Science and Engineering and their applications which will define new wave of breakthroughs. The journal is an initiative to identify the efforts of the scientific community worldwide towards inventing new-age technologies. Our mission, as part of the research community is to bring the highest quality research to the widest possible audience. International Journal of Computer Applications is a global effort to consolidate dispersed knowledge and aggregate them in a search-able and index-able form.

The perspectives presented in the journal range from big picture analysis which address global and universal concerns, to detailed case studies which speak of localized applications of the principles and practices of computational algorithms. The journal is relevant for academics in computer science, applied sciences, the professions and education, research students, public administrators in local and state government, representatives of the private sector, trainers and industry consultants.

Indexing

International Journal of Computer Applications (IJCA) maintains high quality indexing services such as Google Scholar, CiteSeer, UlrichsWeb, DOAJ (Directory of Open Access Journals) and Scientific Commons Index, University of St. Gallen, Switzerland. The articles are also indexed with SAO/NASA ADS Physics Abstract Service supported by Harvard University and NASA, Informatics and ProQuest CSA Technology Research Database. IJCA is constantly in progress towards expanding its contents worldwide for the betterment of the scientific, research and academic communities.

Topics

International Journal of Computer Applications (IJCA) supports a wide range of topics dealing in computer science applications as: Embedded Systems, Pattern Recognition, Signal Processing, Robotics and Micro-Robotics, Theoretical Informatics, Quantum Computing, Software Testing, Computer Vision, Digital Systems, Pervasive Computing etc.

The Model

Open Review

International Journal of Computer Applications approach to peer review is open and inclusive, at the same time as it is based on the most rigorous and merit-based 'blind' peer-review processes. Our referee processes are criterionreferenced and referees selected on the basis of subject matter and disciplinary expertise. Ranking is based on clearly articulated criteria: The result is a refereeing process that is scrupulously fair in its assessments at the same time as offering a carefully structured and constructive contribution to the shape of the published paper.

Intellectual Excellence

The result is a publishing process which is without prejudice to institutional affiliation, stage in career, national origins or disciplinary perspective. If the paper is excellent, and has been systematically and independently assessed as such, it will be published. This is why International Journal of Computer Applications has so much exciting new material, much of it originating from well known research institutions but also a considerable amount of brilliantly insightful and innovative material from academics in lesser known institutions in the developing world, emerging researchers, people working in hard-to-classify interdisciplinary spaces and researchers in liberal arts colleges and teaching universities.

The Advisory and Editorial Board

The current editorial and Advisory committee of the International Journal of Computer Applications (IJCA) includes members of research center heads, faculty deans, department heads, professors, research scientists, experienced software development directors and engineers.

Dr. T. T. Al Shemmeri, Staffordshire University, UK	Bhalaji N, Vels University
Dr. A.K.Banerjee, NIT, Trichy	Dr. Pabitra Mohan Khilar, NIT Rourkela
Amos Omondi, Teesside University	Dr. Anil Upadhyay, UPTU
Dr Amr Ahmed, University of Lincoln	Cheng Luo, Coppin State University
Dr. Keith Leonard Mannock, University of London	Harminder S. Bindra, PTU
Dr. Alexandra I. Cristea, University of Warwick	Santosh K. Pandey, The Institute of CA of India
Dr. V. K. Anand, Punjab University	Dr. S. Abdul Khader Jilani, University of Tabuk
Dr. Rakesh Mishra, University of Huddersfield	Kamaljit I. Lakhtaria, Saurashtra University
Dr. S.Karthik, Anna University	Dr. Anirban Kundu, West Bengal University of Technology
Amol D. Potgantwar, University of Pune	Dr Pramod B Patil, RTM Nagpur University
Dr. Neeraj Kumar Nehra, SMVD University	Dr. Debasis Giri, WBUT
Dr. Rajesh Kumar, National University of Singapore	Deo Prakash, Shri Mata Vaishno Devi University
Dr. Sabnam Sengupta, WBUT	Rakesh Lingappa, VTU
D. Jude Hemanth, Karunya University	P. Vasant, University Teknologi Petornas
Dr. A.Govardhan, JNTU	Yuanfeng Jin, YanBian University
Dr. R. Ponnusamy, Vinayaga Missions University	Rajesh K Shukla, RGPV
Dr. Yogeshwar Kosta, CHARUSAT	Dr.S.Radha Rammohan, D.G. of Technological Education
T.N.Shankar, JNTU	Prof. Hari Mohan Pandey, NMIMS University
Dayashankar Singh, UPTU	Prof. Kanchan Sharma, GGS Indraprastha Vishwavidyalaya
Bidyadhar Subudhi, NIT, Rourkela	Dr. S. Poornachandra, Anna University
Dr. Nitin S. Choubey, NMIMS	Dr. R. Uma Rani, University of Madras
Rongrong Ji, Harbin Institute of Technology, China	Dr. V.B. Singh, University of Delhi
Anand Kumar, VTU	Hemant Kumar Mahala, RGPV
Prof. S K Nanda, BPUT	Prof. Debnath Bhattacharyya, Hannam University
Dr. A.K. Sharma, Uttar Pradesh Technical University	Dr A.S.Prasad, Andhra University
Rajeshree D. Raut, RTM, Nagpur University	Deepak Joshi, Hannam University
Dr. Vijay H. Mankar, Nagpur University	Dr. P K Singh, U P Technical University
Atul Sajjanhar, Deakin University	RK Tiwari, U P Technical University
Navneet Tiwari, RGPV	Dr. Himanshu Aggarwal, Punjabi University
Ashraf Bany Mohammed, Petra University	Dr. K.D. Verma, S.V. College of PG Studies & Research
Totok R Biyanto, Sepuluh Nopember	R.Amirtharajan, SASTRA University
Sheti Mahendra A, Dr. B A Marathwada University	Md. Rajibul Islam, University Technology Malaysia
Koushik Majumder, WBUT	S.Hariharan, B.S. Abdur Rahman University
Dr.R.Geetharamani, Anna University	Dr.S.Sasikumar, HCET
Rupali Bhardwaj, UPTU	Dakshina Ranjan Kisku, WBUT
Gaurav Kumar, Punjab Technical University	A.K. Verma, TERI
Prof. B.Nagarajan, Anna University	Vikas Singla, PTU
Dr H N Suma, VTU	Dr. Udai Shanker, UPTU
Anu Suneja, Maharshi Markandeshwar University	Prof. Rachit Garg, GNDU
Aung Kyaw Oo, DSA, Myanmar	Dr Lefteris Gortzis, University of Patras, Greece.
Suhas J Manangi, Microsoft	Mahdi Jampour, Kerman Institute of Higher Education
Prof. D S Suresh, Pune University	Prof.M.V.Deshpande, University of Mumbai

Dr. Vipan Kakkar, SMVD University	Dr. Ian Wells, Swansea Metropolitan University, UK
Dr M Ayoub Khan, Ministry of Communications and IT, Govt. of India	Yongguo Liu, University of Electronic Science and Technology of China
Prof. Surendra Rahamatkar, VIT	Prof. Shishir K. Shandilya, RGPV
M.Azath, Anna University	Liladhar R Rewatkar, RTM Nagpur University
R. Jagadeesh K, Anna University	Amit Rathi, Jaypee University
Dr. Dilip Mali, Mekelle University, Ethiopia.	Dr. Paresh Virparia, Sardar Patel University
Morteza S. Kamarposhti , Islamic Azad University of Firoozkuh, Iran	Dr. D. Gunascelan Directorate of Technological Education, Oman
Dr. M. Azzouzi, ZA University of Djelfa, Algeria.	Dr. Dhananjay Kumar, Anna University
Jayant shukla, RGPV	Prof. Yuvaraju B N, VTU
Dr. Ananya Kanjilal, WBUT	Daminni Grover, IILM Institute for Higher Education
Vishal Gour, Govt. Engineering College	Monit Kapoor, M.M University
Dr. Binod Kumar, ISTAR	Amit Kumar, Nanjing Forestry University, China.
Dr.Mallikarjun Hangarge, Gulbarga University	Gursharanjeet Singh, LPU
Dr. R.Muthuraj, PSNACET	Mohd.Muqeem, Integral University
Dr. Chitra. A. Dhawale, Symbiosis Institute of Computer Studies and Research	Dr. Abdul Jalil M. Khalaf, University of Kufa, IRAQ.
Dr. Rizwan Beg, UPTU	R.Indra Gandhi, Anna University
V.B Kirubanand, Bharathiar University	Mohammad Ghulam Ali, IIT, Kharagpur
Dr. D.I. George A., Jamal Mohamed College	Kunjal B Mankad, ISTAR
Raman Kumar, PTU	Lei Wu, University of Houston - Clear Lake, Texas.
G. Appasami , Anna University	S.Vijayalakshmi, VIT University
Dr. Gurpreet Singh Josan, PTU	Dr. Seema Shah, IIIT, Allahabad
Dr. Wichian Sittiprapaporn, Mahasarakham University, Thailand	Chakresh Kumar, MRI University, India
Dr. Vishal Goyal, Punjabi University, India	Dr. A.V. Senthil Kumar, Bharathiar University, India
R.C.Tripathi, IIIT-Allahabad, India	Prof. R.K. Narayan , B.I.T. Mesra, India

PAPERS

Volatility Estimation using Extreme-Value- Estimators & MLP model Authors : Dr. J. K. Mantri, Prof.P. Gahan	1-4
Even Vertex Graceful of Path, Circuit, Star, Wheel, some Extension-friendship Graphs and Helm Graph Authors : A. Solairaju, P. Muruganantham	5-8
Data Clustering Method for Discovering Clusters in Spatial Cancer Databases Authors : Ritu Chauhan, Harleen Kaur, M.Afshar Alam	9-14
Secondary Structure Prediction of RNA using Machine Learning Method Authors : Romasa Qasim, Nishat Kauser, Dr. Tahseen Jilani	15-22
Analysis of Digital IIR Filter with LabVIEW Authors : Yaduvir Singh, Sweta Tripathi, Manoj Pandey	23-30
Error Rate Performance in High Data Rate UWB Channels for Wireless Personal Area Networks Authors : Dr Jyoteesh Malhotra	31-37
Universal Algorithm Control for Asymmetric Cascaded Multilevel Inverter Authors : Bambang Sujanarko, Mochamad Ashari, Mauridhi Hery Purnomo	38-44

Universal Algorithm Control for Asymmetric Cascaded Multilevel Inverter

Bambang Sujanarko Dep. of Elect. Eng., Universitas Jember, currently toward Doctor in Institut Teknologi Sepuluh Nopember (ITS) Surabaya, Indonesia

Mochamad Ashari Dep.of Elect. Eng., Institut Teknologi Dep.of Elect. Eng., Institut Teknologi Sepuluh Nopember (ITS) Surabaya, Sepuluh Nopember (ITS) Surabaya, Indonesia

Mauridhi Hery Purnomo Indonesia

ABSTRACT

Asymmetric Cascaded Multilevel Inverter (ACMLI) was widely studied. Various control strategies have been investigated. However, most of the reported control strategies not discussed how to determinate voltage levels, firing angle, switching-state and other parameters control design. This work was developed a universal algorithm to overcome the problems in the various number of H-Bridges and various DC voltages of ACMLI. The proposed algorithm based on combination theorem and matrix operation. The MATLAB computer program and simulation using MATLAB SIMULINK in the binary, trinary, equal interval, sine quantization and random DC voltage are the methods for verify the proposed algorithm. The results program execution and simulation in the single phase of ACMLI show that the proposed algorithm produces ACMLI control more accurate and faster if compared with previous control strategies.

General Terms

Algorithms, Control, Power Electronics

Keywords

universal algorithm, asymmetric multilevel inverter, voltage levels, firing angle, switching-state.

1. INTRODUCTION

Recently the multilevel inverter (MLI) is the most popular dc to ac converters topology for high voltage and high power in the power industry. The MLI synthesize a sinusoidal voltage from several levels of voltages [1], [4-5], [8], [11]. There are three wellknown topologies; diode-clamps, flying capacitor, and cascaded multilevel inverter (CMLI) [2],[5],[7],[9-10]. CMLI had many advantages than others, especially in reduced component, reduced power loss, reduced power stress, reduced frequency switching, reduced electromagnetic interference, increase voltage and power capability and increase power quality [1],[4],[5].[8],[10-11].

In the early development, all of H-Bridge inverters of CMLI have same voltage, and called equal or symmetric CMLI (SCMLI). But in order to improve power quality with provides a large number of output levels without increasing the number of inverters, unequal DC voltages or asymmetric cascaded multilevel inverters (ACMLI) built, where each H-Bridge inverters have different voltages [10]. These voltages can be followed a certain function [4]. The most popular asymmetric CMLI that follow functions are binary (orde-2) and trinary (orde-3) progressions of DC voltages. Others DC progression are equal interval [6] and sine

quantization [3]. To implement ACMLI in the various DC voltage progressions and various numbers of H-Bridges, the main problem is control design that consist some control parameters, especially voltage levels, firing angle and switching-state, because nothing researches reported how to determine these parameters.



Fig. 1. A Single Phase Asymmetric Cascaded Multilevel Inverter.

This paper proposes an algorithm to determine voltage levels, firing angle and switching-states in the ACMLI to overcome the problem. This algorithm based on effective combination and matrix operations that implemented in the m-file MATLAB program. Result this program then fill in the look up table of single phase ACMLI MATLAB SIMULINK circuit. This algorithm verifies in the five cases of DC voltage progressions,

that is binary, trinary, equal interval, sine quantization and random. Each case investigated in the 2 until 5 numbers of H-Bridges of ACMLI

2. STATE COMBINATIONS OF ACMLI

Basic circuit of single-phase CMLI is show in the fig. 1. Some power devices such as Insulated Gate Bipolar Transistors (IGBT) can realize the switches. If DC voltages in this circuit are equal, this inverter called SCMLI, otherwise these voltages are unequal, the inverter called ACMLI. Switch combinations and output voltages on each H-Bridge of ACMLI shown in table 1. In this table, 1 indicated ON switch condition and 0 indicated OFF state. Each H-Bridges have four switches, so there are 2^4 combinations, but only four combinations that available to produce voltages, because other combinations is no connected (NC) conditions that means not produce voltages, or not permitted (NP) conditions that means short circuit occurred. Four available combinations produce three voltages, 0 V, +Vdcj V and -Vdcj V, where j is jth sequence of H-Bridge. The switch combinations that produce 0 V must be choice of two conditions. So, in the each H-Bridges only have three output voltages and three switching-states.

Using fig. 1, output voltage could express as (1) ^[1]. If ACMLI have N H-Bridges, there are many output voltages that produce from (1) with each H-Bridges has three varieties and has switching-states that appropriated on the voltages. Each output voltage occurred in ACMLI called voltage levels. Equation (2) and (3) show the probabilities of voltages and switching-states of ACMLI. The switching-states in equation (3) are only in ON condition.

$$V_o(t) = V_{o,1}(t) + V_{o,2}(t) + \dots + V_{o,N}(t)$$
(1)

Table 1. Switch states and output voltage of each H-Bridge

Switch states				
S1j	S2j	S3j	S4i	
0	0	0	0	NC
0	0	0	1	NC
0	0	1	0	NC
0	0	1	1	0
0	1	0	0	NC
0	1	0	1	NP
0	1	1	0	-Vdcj
0	1	1	1	NP
1	0	0	0	NC
1	0	0	1	Vdcj
1	0	1	0	NP
1	0	1	1	NP
1	1	0	0	0
1	1	0	1	NP
1	1	1	0	NP
1	1	1	1	NP

In Ref. [1] and [4], the voltage maximum and the number of voltage output levels of ACMLI in the binary and trinary DC voltage progression have discussed and result equation (4) until (7). Different DC voltage progression also have discussed in [3] and [6]. But in these reference and others not discussed how to determine switching-states for the voltage levels. The switching-states usually calculated manually. If there are a lot of H-Bridges

and widely vary of the DC voltage used, so count manually will require time, difficult and there are even possible mistakes.

$$V_{o} = \begin{pmatrix} -V_{0,1} - V_{o,2} - V_{0,3} - \dots - V_{o,N} \\ \dots \dots \\ -V_{o,N} \\ 0 \end{pmatrix}$$
(2)
$$V_{o} = \begin{pmatrix} 0 \\ V_{o,N} \\ V_{o,N} \\ V_{o,N-1} + V_{o,N} \\ \dots \\ V_{o,1} + V_{o,2} + \dots + V_{o,N} \end{pmatrix}$$
(2)
$$Switching States = \begin{pmatrix} S_{21}, S_{31}; S_{22}, S_{32}; S_{23}, S_{33}; \dots S_{2N}, S_{3N} \\ \dots \\ S_{31}, S_{41}; S_{32}, S_{32}; \dots \\ S_{31}, S_{41}; S_{32}, S_{42}; S_{33}, S_{43}; \dots \\ S_{31}, S_{41}; S_{32}, S_{42}; S_{13}, S_{41}; S_{12}, S_{42}; S_{13}, S_{4N} \\ S_{31}, S_{41}; S_{12}, S_{42}; S_{13}, S_{43}; \dots \\ S_{11}, S_{41}; S_{12}, S_{42}; S_{13}, S_{43}; \dots \\ S_{11}, S_{41}; S_{12}, S_{42}; S_{13}, S_{41}; S_{12}, S_{42}; S_{13}, S_{4N} \\ S_{31}, S_{41}; S_{32}, S_{42}; S_{13}, S_{43}; \dots \\ S_{11}, S_{41}; S_{12}, S_{42}; S_{13}, S_{43}; \dots \\ S_{11}, S_{12}, S_{12}; S_{13}, S_{43}; \dots \\ S_{11}, S_{12}, S_{12}; S_{13}, S_{13}; S_{13}, S_{4N} \\ S_{11}, S_{12}, S_{12}; S_{13}, S_{13}; S_{13}, S_{14}; S_{12}; S_{13}; S_{13}; S_{13}; S_{13}; S_{1$$

3. PROPOSED ALGORITHM

In this paper proposes an algorithm for determine the voltage levels and switching-state as a new method to solve the above problem. Figure 2(a) show flowchart of this algorithm. The main variables in this algorithm are number of H-bridge and DC voltage of ACMLI.

$$Vo, \max = (2^N - 1)Vdc$$
 if $Vdc, j = 2^{j-1}Vdc, j = 1, 2, ..., N$ (4)

$$Vo, \max = (\frac{3^{N} - 1}{2})Vdc \quad if \ Vdc, \ j = 3^{j-1}Vdc, \ j = 1, 2, \dots N$$
(5)

$$n = 2^{N+1} - 1$$
 if $Vdc, j = 2^{j-1}Vdc, j = 1, 2, ..., N$ (6)

$$n = 3^{N}$$
 if Vdc, $j = 3^{j-1}Vdc$, $j = 1, 2, ..., N$ (7)



(a) Flow Chart

% Build three probabilities matrix

V=[-1*Vdc1 -1*Vdc2...-1*VdcN...Vdc1 Vdc2...VdcN 0 0... 0]; Q =[N123...2123 1123 N914....2914 1914 N034... 2034 1034];

% Determine combination

Vx1=0;Vx2=0;Vx3=0;Vx4=0;....VxN=0;

for i1=1:3*N;

.....

if i1<=5 V1(:,i1+4)=[];

V1(:,i1+8)=[];

Q1(:,i1+4)=[];

Q1(:,i1+8)=[];

•••••

Vout(a)=Vx1+Vx2+Vx3+Vx4+Vx5;

Q1out(a)=Q1x;

•••••

% Sort and put voltage levels

Mx=M;

Ms=sortrows(Mx)';

.....

for v=1:max-m

if round(1000*Msr(1,m))==round(1000*Msr(1,v+m))
 Ms(:,v+m-a)=[];
 a=a+1;
% Decoding
if Msx(i,j)==3914

```
tabel(i,2+8)=1;
tabel(i,3+8)=0;
```

tabel(i,4+8)=0;

```
tabel(i,5+8)=1;
```

.

end.

(b) a part of program

Fig. 2. Flowchart and a part program of algorithm of ACMI

After determined number of H-Bridges and each DC voltage of ACMLI, the next step is build matrix that consist three probabilities voltage output and coding switching-states of each H-Bridges. Example, if DC voltages are V1, V2, and V3, the voltage output matrix is (8) and the coding switching-state matrix is (9).

$$V=[-V1, -V2, -V3, V1, V2, V3, 0, 0, 0]$$
(8)

Q=[3123,2123,1123,3914,2914,1914,3034,2034,1034] (9)

The third step is determined of voltage levels combination and their switching codes using matrix operation. In this step, each H-Bridges only can be presented in one voltage, while others must be eliminated. Example, using (8) and (9) if H-Bridge 1 is in the -V1, so voltage matrix becomes (10) and switching-state matrix become (11). V matrix remains 7 elements, and so Q matrix. Applying the procedure in all of H-Bridges using iteration program, and use (1) and also use recording of switching states, we can determine all of probability voltage levels and switching states.

V=[-V1, -V2, -V3, V2, V3, 0, 0](10)

Q = [3123, 2123, 1123, 2914, 1914, 2034, 1034] (11)

The fourth step is sort result previous step and put one of the voltage levels that equal amplitude. Finally, the switching-states decode in the 1 (ON) or 0 (OFF) state as trigger signal for power electronic devices.



Fig. 3. Simulation circuit.

4. RESULTS AND DISCUSSION

The algorithm then builds in the m-file MATLAB program. Figure 2(b) shows a part of the main program. Final results of the program are voltage levels and switching-state for ACMLI control. To verify the algorithm, the program and simulation applied in five cases of DC voltages progression, that is the binary, trinary, equal interval, sine quantization and random for 2, 3, 4 and 5 H-Bridges. The simulation circuit showed in figure 3.

4.1 Case I: Binary DC voltage progression

In the binary DC voltage progression, ACMLI have voltage in the ratio V1=1, V2=1/2, V3=1/4, V4=1/8, V5=1/16, Vn= $1/2^{n}$. If the highest DC voltage equal 1 p.u (power unit), the results of m-file program in the 2 H-Bridges (only V1 and V2), shown in table 2, where 1 indicate switch in the ON (conduct) and 0 indicate switch in the OFF (open).

	Switch states							
Voltage levels	H-Bridges 1				H-Bridge 2			
U	S 1	S2	S 3	S4	S 1	S2	S3	S 4
	1	1	1	1	2	2	2	2
-1.5	0	1	1	0	0	1	1	0
-1	0	0	1	1	0	1	1	0
-0.5	0	1	1	0	0	0	1	1
0	0	0	1	1	0	0	1	1
0.5	0	1	1	0	1	0	0	1
1	0	0	1	1	1	0	0	1
1.5	1	0	0	1	1	0	0	1

 Table 2 Voltage levels and switching-states of 2 H-Bridges
 Binary DC voltage progression of ACMLI.

In the similar method, for 3 (V1, V2 and V3), 4 (V1 to V4) and 5 (V1 to V5) H-Bridges of ACMLI we can determine voltage levels and switching-states (result of the process not shown in this paper), but simulation indicate that m-file program have good solutions. Figure 4 shows the simulation result of binary DC voltage progression in the 2, 3, 4 and 5 H-Bridges using the electric system with frequency 50 Hz, and in the highest DC voltage equal to 1 p.u (power unit).

If this result compare to previous research, it inferential that algorithm result have same the number of output voltage levels and the output voltage maximum. Using algorithm $n=2^{N=1}-1$, equal to result in ^[1] and so the output voltage maximum, that equal to $(2^N - 1)Vdc$.

4.2 Case II: Trinary DC voltage progression.

In the trinary DC voltage progression, DC voltages of ACMLI have ratio V1=1, V2=1/3, V3=1/9, V4=1/27, V5=1/81, Vn=1/3ⁿ. Running the m-fie MATLAB program and simulation circuit using MATLAB SIMULINK, the voltage waveform of 2, 3, 4 and 5 H-Bridges shown in figure 5. This result indicated that the output voltage and switching-states are appropriate with result in the previous research as reported in [1] and [4].

4.3 Case III: Equal Interval DC voltage progression

For equal interval DC voltage progression, number of voltage levels, DC voltages, and maximum output voltage calculate using (12) and (13) ^[10]. If the N=2, V1=1, V2=1/2; N=3, V1=1, V2=2/3, V3=1/3; N=4, V1=1, V2=3/4, V3=1/2, V4=1/3; and N=5, V1=1, V2=4/5, V2=3/5, V3=2/5, V5=1/5. Figure 6 shows output voltage on each H-Bridge and output voltage of ACMLI as result of program and simulation these voltages condition.

4.4 Case IV: Sine Quantization DC voltage progression.

If ACMLI use sine quantization progression [3], each DC voltage can be determined by equation (14). In this equation the voltage of sine wave reference is Vm, the frequency is f, the sequence number of H-Bridge is j and the number of H-Bridge is N). While the maximum output voltage calculate by equation (15). Using proposed algorithm, the simulation result shown in figure 7.



Fig. 4. Voltage waveform of binary DC voltage progression





42



(d) 5 H-Bridges

14

(a) 2 H-Bridges

╌┎┢╓╓╓╓┢╻┍╴

┍┾┎

(b) 3 H-Bridges

ւրեւներեր

h

Dutput Voltage (

Output Voltage (pu)

0

0

L

-D-D-D-D-

ւրնդ

0.2 0 -0.2



International Journal of Computer Applications (0975 - 8887) Volume 10- No.6, November 2010



Fig. 7. Voltage waveform of sine quantization DC voltage progression





(d) 5 H-Bridges

Fig. 8. Voltage waveform of random DC voltage progression

4.5 Case V: Random DC voltage

Random DC voltages determine using the following matlab program (16). Only Vdc that used that include in the program. In the simulation we use DC Voltages for 2 until 5 H-Bridges as described in (17).

DC=randint(1,100,[1,100])/100; Vdc1=DC(1,1); Vdc2=DC(1,2); Vdc3=DC(1,3); Vdc4=DC(1,4);

Vdc5=DC(1,5);

V1=0.68; V2-0.2 V1=1; V2=0.8; V3=0.03 V1=0.45; V2=0.1; V3=0.42; V4=0.16 V1=0.83; V2=0.07; V3=0.18; V4=0.15; V5=0.84 (17)

Simulation using circuit SIMULINK MATLAB, which the content of look up table put from m-file program execution, result output voltages waveform shown in the figure 8.

(16)

5. CONCLUSIONS

The m-file program, which represented the proposed algorithm, and verification result use simulation indicate that algorithm had correct solutions, where result of some output voltage levels and switching states in similar with the result of previous researches. So the algorithm can use to serve control design of ACMLI in the various numbers of H-Bridges and various DC voltages quickly and precisely.

The algorithm can develop by integrate with THD elimination/minimization methods to improve power quality. In the future the algorithm also can develop to adaptive control design for fluctuated DC sources like in renewable energy systems.

6. ACKNOWLEDGMENTS

This work is supported the Doctor-Grant 2009, Higher Education General Directorate, the Ministry of National Education, Indonesia.

7. REFERENCES

- B. Cheng, F. Huang, "Multilevel Inverter Control Scheme", US Patent 6,867,987 B2, March, 2005.
- [2] B. S. Suh, G. Sinha, M. D. Manjrekar, T. A. Lipo, "Multilevel Power Conversion – An Overview of Topologies and Modulation Strategies", IEEE-OPTIM Conference Record, pp. 11-24, vol. 2, 1998.
- [3] Bambang Sujanarko, Mochamad Ashari and Mauridhi Hery Purnomo, "A new strategy on multilevel inverter", ICAST Conference, Beijing, 2008.
- [4] E. Babaei, S.H. Hosseini, G.B. Gharehpetian, M. Tarafdar Haquea, M. Sabahi, "Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology", Electric Power Systems Research, 77, 2007, pp. 1073–1085
- [5] J.S. Lai and F.Z. Peng, "Multilevel converters—A new breed of power converters", IEEE Transactions on Industry Applications, vol.32, pp. 509–51, May/June, 1996.

- [6] Kuhn, H. Ruger, N.E. Mertens, A., "Control Strategy for Multilevel Inverter with Non-ideal DC Sources", Power Electronics Specialists Conference (PESC), Hanover, 2007.
- [7] L. M. Tolbert, John N. Chiasson, Zhong Du, and Keith J. McKenzie, "Elimination of Harmonics in a Multilevel Converter With Nonequal DC Sources", IEEE Transactions On Industry Applications, Vol. 41, No. 1, January/February 2005, pp. 75-82.
- [8] M. G. Hosseini Aghdam, S. H. Fathi, G. B. Gharehpetian, "A Complete Solution of Harmonics Elimination Problem in a Multi-Level Inverter with Unequal DC Sources", Journal of Electrical Systems, 3-4, 2007, pp.259-271
- [9] M. H. Rashid, "Power Electronics Handbook", Academic Press, 2001, Canada
- [10] S. J. Park, F. S. Kang, S. E. Cho, C.J. Moond, H. K. Nam, "A novel switching strategy for improving modularity and manufacturability of cascaded-transformer-based multilevel inverters", Electric Power Systems Research, 74. 2005, pp. 409–416
- [11] S. Krishna, "Harmonic Elimination by Selection of Switching Angles and DC Voltages in Cascaded Multilevel Inverters", Fifteenth National Power Systems Conference (NPSC), IIT Bombay, December 2008.

AUTHOR PROFILE

Bambang Sujanarko received the B.Sc from Universitas Gadjah Mada, Yogyakarta Indonesia and Master from Universitas Jember, Indonesia. He is senior lecture of Departement Electrical Universitas Jember and currently toward his Ph.D in Institut Teknologi Sepeluh Nopember (ITS) Surabaya, Indonesia. His research interests included power electronics and renewable energy systems, hybrid power systems, artificial intelligent, and instrumentation.

Mochamad Ashari received the Bachelor degree in electrical engineering from the Intitut Teknologi Sepuluh Nopember(ITS) Surabaya, Indonesia, in 1989 and Master and Ph.D. from Curtin University of Technology, Perth, Australia. He has been with ITS since 1990 as a Lecturer in the Department of Electrical Engineering. He is a Professor and head of Electrical Engineering ITS. His research interests include power electronics and inverter applications, power system modeling, simulation, and analysis of hybrid power systems.

Mauridhi Hery Purnomo received the B.S. degree from Institute Teknologi Sepuluh Nopember (ITS) Surabaya, Indonesia and Master ad Ph.D from Osaka City University, Osaka, Japan. He is a Professor in the Department of Electrical Engineering, ITS. Since 2007, he was vice director on ITS postgraduate program. He has been engaged in research and teaching in the areas of intelligent system and pattern recognition, power system simulations, and computer programming.

Information for Authors

Review Process: A critical objective of International Journal of Computer Application's mission statement is to provide highly relevant technical information. International Journal of Computer Applications has implemented a rigorous peer review process to ensure the high quality of its technical material. Every paper is reviewed by at least two referees who are competent and have experience in the area of the subject matter of the paper. Referees are formal reviewers whose comments and opinions will form the basis upon which the Editor will decide whether or not to publish the paper, and with what changes. The referees are protected from personal interactions with the author by withholding their names. The Editor's decision is always based on all the reviews received, but mixed reviews present the need for the exercise of editorial judgment. Thus, the final decision for acceptance or rejection lies with the Editor. The review process shall ensure that all authors have equal opportunity for publication of their papers.

Submission of Manuscript:

The manuscript/ paper can be submitted via email to editor@ijcaonline.org. The email must bear the subject line "IJCA: Paper Submission". A maximum of 3 co-authors can participate in any IJCA paper submission. A maximum of 8 pages are allowed for any paper/ manuscript. Manuscripts submitted to this journal will be deemed as they have not been published and are not under consideration for publication elsewhere.

Preparation of manuscript: A covering letter must accompany the submission and should include the name, address, telephone number and email address of the corresponding author. The letter should also contain a statement justifying that it has not been published and submitted for publication elsewhere in English. If you face problems with paper submission, please feel free to contact the editor at the publisher at editor@ijcaonline.org.

Paper Template: Publication of any articles/ manuscript in International Journal of Computer Applications requires strict conformance to the paper template. However, initial submission of an article or manuscript for review need not be compliant with the template. Once the paper is selected, the authors will be asked to submit the camera-ready paper. The camera-ready paper is the final version of the article/ manuscript that will be published in the International Journal of Computer Applications Digital Library. While submitting the camera-ready, the authors must take extreme care so that the paper strictly conforms to the prescribed template of International Journal of Computer Applications. The camera-ready paper template can be downloaded from http://www.ijcaonline.org/documents/template.doc.

Formal Conditions of Acceptance:

- 1. Papers will only be published in English.
- Previous presentation at a conference, or publication in another language, should be disclosed.
- All papers are refereed, and the Editor reserves the right to refuse any typescript, whether on invitation or otherwise, and to make suggestions and/or modifications before publication.

Copyright Transfer:

Once any manuscript is selected for publication in International Journal of Computer Applications, the authors must submit the copyright transfer document to IJCA. The copyright form is available at http://www.ijcaonline.org/documents/IJCACopyright Form.doc.

Authors are responsible for ensuring that nothing in their papers infringes any existing copyright. If previously copyrighted material is included, authors must provide evidence that the copyright holder has given permission for its use. A provision for the same is available in the IJCA Copyright transfer document.

Final Checklist: Before submitting your paper, please make sure that the following requirements have all been met:

- Spell and grammar check has been performed.
- There are no word breaks at the end of lines.
- References are according to the instructions.
- References appear consecutively in the paper.
- · References are listed alphabetically.

Published By: Foundation of Computer Science 244 Fifth Avenue, Avenue, Suite #1526, New York, NY 10001

Indexing Partners: Google Scholar, CiteSeer, UlrichsWeb, ODAJ and CSA Technology Research Databse, ProQuest

Permission to make digital or hard caples of part or all of this work for personal or classroom use is granted without fee provided that the caples are not made or distributed for profit or commercial advantage and that copies bear the notices and full citation on the first page. Copyrights for components of this work owned by others must be honered. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers or to redistribute to lists requires prior specific permission and / or e fee.